|
Intel's i960® processors offer a broad line-up of code-compatible products for fast time-to-market in networking and imaging applications. The i960 architecture family consists of high-performance, 32-bit embedded RISC processors supported by an outstanding selection of development tools. |
|
|
The entire line is code-compatible offering a wide range of performance options, giving developers an easy migration path while preserving investments in existing hardware and software. It is a time-proven and excellent choice for local and wide-area networking, telecom and imaging applications. |
|
|
The i960 processor family is supported by a comprehensive tools support program. There are many development tools available from third party vendors, including emulators, assemblers, compilers, OS, evaluation boards, debuggers (gdb960) and more. Third party vendors also offer PCI and system controller interface chips that optimize applications using i960 processors. |
|
Select from the list below for more detail on each product family.
 |
Features |
|
Benefits |
 |
32-bit register-based RISC architecture with 32 registers |
|
Efficiency. Provides speed and simplicity of design at a low cost; processors available from about $7 |
|
Enhanced CISC-like instruction set optimized for embedded applications |
|
Simplicity. Programming is easier; improves high code density and performance |
|
Standard interrupt controller automatically resolves priorities; local registers are automatically saved when a subroutine is called |
|
Rapid Response. Ideal for applications requiring fast response times |
|
On-chip instruction caches standard on all processors |
|
Speed. Performance boosted by reducing external memory accesses to fetch instructions |
|
On-chip data cache (Jx, Hx and CF processors) |
|
Performance. Reduces external memory accesses to fetch frequently accessed data |
|
Unaligned big endian data access support (Cx, Jx and Hx processors) |
|
Efficiency. Handles a variety of data formats quickly and efficiently, eliminating the need for exception handling routines |
|
High-performance data buses offer transfer rates of up to 160 MB per second |
|
Speed. Supports demanding data-intense applications |
|
Object-code compatibility across the family |
|
Selection. Offers the ability to scale products across a wide range of price and performance levels while preserving existing software and minimizing development time |
|
Software compatibility |
|
Compatibility. Same instruction set from lowest to highest performance processor |
