Appendix C - Instruction Timing

This appendix describes the 80960SA/SB processor's instruction pipeline and how it affects the timing of instructions. The number of clock cycles required for each instruction are also given here.

File Name/Size:
2709293_apxc.pdf

1572787 bytes
Download From:
FTP Server

Web Server (Available for byte serving)