Addressing the Challenges of Tera-scale Computing

Lessons Learned from the 80-core Tera-scale Research Processor

Article Description

Sustained tera-scale-level performance within an affordable power envelope is made possible by an energy-efficient, power-managed simple core, and by a packet-switched, two-dimensional mesh network on a chip. From our research, we learned that (1) the network consumes almost a third of the total power, clearly indicating the need for a new approach, (2) fine-grained power management and low-power design techniques enable peak energy efficiency of 19.4 GFLOPS/Watt and a 2X reduction in standby leakage power, and (3) the tiled design methodology quadruples design productivity without compromising design quality. (Filetype/Size: PDF 564 KB)

	Download the article

Agreement: By downloading this item, you agree to respect the copyright of the material and allow Intel to contact you about topics of interest to technical professionals working with Intel® technologies and products. First Name*  Last Name*  Company  E-mail*  * indicates required fields.